

A (Very Hand-Wavy) Introduction to

PCI-Express

Jonathan Heathcote

Motivation

- **Six Week Project** Before PhD Starts:
 - SpiNNaker Ethernet I/O is **Sloooooow**
 - How Do You Get Things In/Out of SpiNNaker, *Fast?*
 - Build a High-Speed Interface Via **Onboard FPGAs**

Motivation

- **Six Week Project** Before PhD Starts:
 - SpiNNaker Ethernet I/O is **Sloooooow**
 - How Do You Get Things In/Out of SpiNNaker, *Fast?*
 - Build a High-Speed Interface Via **Onboard FPGAs**
- Obviously **Too Big** For Six Weeks
- Mainly Been Looking at **Guts of PCI-Express**

Outline

- PCI & PCI-Express **Background**
- The **Software Perspective**
- Bottom-up Through the **Protocol Layers**
 - Physical Layer
 - Data-Link Layer
 - Transaction Layer
- **SpiNNaker & PCI-Express on FPGA**



THE UNIVERSITY
of MANCHESTER

Peripheral Component Interconnect (PCI)




<http://www.doubledecker-bus.com/models/>

- Intel, 1993 (I was 2 years old)
- Widely Used, Even Today
- Extension of Processor Bus
- **Memory Mapped Peripherals**
- **Parallel Signalling (32/64 bit)**
- **Multi-drop Bus**
- Originally 1.1 Gb/s @ 33MHz
- Later 4.2 Gb/s @ 66MHz/64 bit


PCI EXPRESS® (PCIe)

- Intel, Dell, HP, IBM **2004** (I'm still only 13)
- Backward Compatible API
- Point-to-Point, Packet-Based
- One or More **High-Speed Serial 'Lanes'** (more later)
- Revision 1.0: **2.0 Gb/s/lane @ 2.5 GHz**
 - **64 Gb/s**, 15×PCI Speed (32 lanes @ 2.5 GHz)
- Revision 3.0: **7.9 Gb/s/lane @ 8.0 GHz**
 - State-of-the-art: **253.4 Gb/s** (32 lanes @ 8 GHz)

PCIe Hierarchy




PCIe Software Interface




- PCIe Configuration Space
 - **Device Information**
 - 'Base Address Registers (**BARs**)
Control **Address Decoding**
 - **BARs Configured By OS**

PCIe Software Interface




- PCIe Configuration Space
 - **Device Information**
 - 'Base Address Registers (**BARs**)
Control **Address Decoding**
 - **BARs Configured By OS**
- Device Spaces
 - **Device Specific Contents**
 - Driver Given Pointer


PCIe Protocol Layers




PCIe Protocol Layers




Mechanical Interface



PCIe Protocol Layers (Again)




Electrical Interface




- **Transmit & Receive Differential Pairs (Per Lane)**
- **Peer-to-Peer Arrangement**
- **AC Coupled** via capacitor in transmitter

PCIe Protocol Layers (Yet Again)




Clock Recovery




- No Clock Signal
- Must **Extract Clock** From Data
- Requires **Frequent Transitions**

8b/10b Coding (PCIe \leq 2.1)



- Encodes **8-bit** bytes into **10-bit** symbols
- Transitions at least every 5 bits (for clock recovery)
- Bonus: Maintains **DC Balance** (due to AC coupling)
- Bonus: 8 Special '**K**' Symbols (out-of-band)

8b/10b Coding (PCIe \leq 2.1)



- Encodes **8-bit** bytes into **10-bit** symbols
- Transitions at least every 5 bits (for clock recovery)
- Bonus: Maintains **DC Balance** (due to AC coupling)
- Bonus: 8 **Special 'K' Symbols** (out-of-band)

↑ Cereal Signalling...

A Quick Aside...

- 128b/130b encoding introduced in PCIe v3.0
- **Different mechanism** (scrambling, not lookup table)
- **Reduces overhead** from 20% to 1.54%
- Not covered in this presentation

Aligning 8b/10b Symbols

```

...011101000101010011101101110101100
010111001101001111000011010011001010
10100111011011010101010110000110001110
100111000011010011001101110001011110
100110000110000101001110100011000100
110011001101110011010110101000100100
010101011011100111001010010011001101
1100001101001111010001010100111011011
101011000101110011010011110000110100
110010101010011101101101010101100001
100011101001110000110100110011011...

```



```

...0xfd0xdc?0xfd@0xf6J?Ux
0xf20xf6P??d0xfd0xf9P0xbf
?0xf5?0xa2P0xf60xfd0xdc?0
xfd@0xf6J?Ux0xf20xf6P??d0
xfd0xf9P0xbf?0xf5?0xa2P0x
f60xfd0xdc?0xfd@0xf6J?Ux0
xf20xf6P??d0xfd0xf9P0xbf?
0xf5?0xa2P0xf60xfd0xdc?0x...

```

- Where does one code end and another begin?

Aligning 8b/10b Symbols

```

...011101000101010011101101110101100
010111001101001111000011010011001010
10100111011011010101010110000110001110
100111000011010011001101110001011110
100110000110000101010100111100111010
001100010011001100110111001101011010
100010010001010101101110011100101001
001100110111000011010011101000101010
011101101110101100010111001101001111
000011010011001010101001110110110101
010110000110010100111100111010011...
    
```



```

...0xfd0xdc?0xfd@0xf6J?Ux
0xf20xf6P??d>0xfd0xf9P0xb
f?0xf5?0xa2P0xf60xfd0xdc?
0xfd@0xf6J?Ux>0xf20xf6P??
d0xfd0xf9P0xbf?0xf5?0xa2P
0xf60xfd0xdc?0xfd>@0xf6J?
Ux0xf20xf6P??d0xfd0xf9P0x
bf?0xf5?0xa2>P0xf60xfd0xd...
    
```

- Where does one code end and another begin?
- **'Comma'** 'K' Symbol inserted periodically

Aligning 8b/10b Symbols

...011101000101010011101101110101100		...0xfd0xdc?0xfd@0xf6J?Ux
010111001101001111000011010011001010		0xf20xf6P??orld!
10100111011011010101010110000110001110		Hello World!
100111000011010011001101110001011110		Hello World!
100110000110000101010100111100111010	→	Hello World!
001100010011001100110111001101011010		Hello World!
100010010001010101101110011100101001		Hello World!
001100110111000011010011101000101010		Hello World!
011101101110101100010111001101001111		Hello World!
000011010011001010101001110110110101		Hello World!
010110000110010100111100111010011...		Hello World!...

- Where does one code end and another begin?
- **'Comma'** 'K' Symbol inserted periodically
- When a comma is found, align bits

Clock Rate Disparity Tolerance

- Reference Clock 600 PPM
- Off-by-one every 1666 bits
- At 8 GHz, **0.5MB extra sent/received per second**
- Solved by inserting extra '**SKP Ordered Sets**'
- (A Sequence of 'K' Symbols)

SKP Example: Sender Faster

- Fills faster than empties
- Eventually falls above 'high' mark
- SKP Sequence **skipped to empty buffer faster**



■ Data
■ SKP


SKP Example: Sender Faster

- Fills faster than empties
- Eventually falls above 'high' mark
- SKP Sequence **skipped to empty buffer faster**



SKP Example: Sender Faster

- Fills faster than empties
- Eventually falls above 'high' mark
- SKP Sequence **skipped to empty buffer faster**



■ Data
■ SKP

SKP Example: Sender Faster

- Fills faster than empties
- Eventually falls above 'high' mark
- SKP Sequence **skipped to empty buffer faster**




SKP Example: Sender Faster

- Fills faster than empties
- Eventually falls above 'high' mark
- SKP Sequence **skipped to empty buffer faster**




PCIe Lanes




- Allows Some Speed Up by **Adding Hardware**
- N Serial Signals
- N **Consecutive Bytes** Sent in Parallel
- **Resynchronised** at Receiver (More Later)

PCIe Lanes




- Allows Some Speed Up by **Adding Hardware**
- N Serial Signals
- N **Consecutive Bytes** Sent in Parallel
- **Resynchronised** at Receiver (More Later)

PCIe Lanes




- Allows Some Speed Up by **Adding Hardware**
- N Serial Signals
- N **Consecutive Bytes** Sent in Parallel
- **Resynchronised** at Receiver (More Later)

PCIe Lanes




- Allows Some Speed Up by **Adding Hardware**
- N Serial Signals
- N **Consecutive Bytes** Sent in Parallel
- **Resynchronised** at Receiver (More Later)

Lane-to-Lane De-skew




- Lanes have **varying skew**
- **Buffer** each lane separately
- SKP sequences **sent simultaneously** on all lanes
- **De-skew** on such packets

Lane-to-Lane De-skew




- Lanes have **varying skew**
- **Buffer** each lane separately
- SKP sequences **sent simultaneously** on all lanes
- **De-skew** on such packets

Lane-to-Lane De-skew




- Lanes have **varying skew**
- **Buffer** each lane separately
- SKP sequences **sent simultaneously** on all lanes
- **De-skew** on such packets

Lane-to-Lane De-skew




- Lanes have **varying skew**
- **Buffer** each lane separately
- SKP sequences **sent simultaneously** on all lanes
- **De-skew** on such packets

Lane-to-Lane De-skew




- Lanes have **varying skew**
- **Buffer** each lane separately
- SKP sequences **sent simultaneously** on all lanes
- **De-skew** on such packets

Lane-to-Lane De-skew




- Lanes have **varying skew**
- **Buffer** each lane separately
- SKP sequences **sent simultaneously** on all lanes
- **De-skew** on such packets

Lane-to-Lane De-skew




- Lanes have **varying skew**
- **Buffer** each lane separately
- SKP sequences **sent simultaneously** on all lanes
- **De-skew** on such packets

Lane-to-Lane De-skew




- Lanes have **varying skew**
- **Buffer** each lane separately
- SKP sequences **sent simultaneously** on all lanes
- **De-skew** on such packets

Lane-to-Lane De-skew




- Lanes have **varying skew**
- **Buffer** each lane separately
- SKP sequences **sent simultaneously** on all lanes
- **De-skew** on such packets

Lane-to-Lane De-skew




- Lanes have **varying skew**
- **Buffer** each lane separately
- SKP sequences **sent simultaneously** on all lanes
- **De-skew** on such packets

Lane-to-Lane De-skew




- Lanes have **varying skew**
- **Buffer** each lane separately
- SKP sequences **sent simultaneously** on all lanes
- **De-skew** on such packets

Lane-to-Lane De-skew



- Lanes have **varying skew**
- **Buffer** each lane separately
- SKP sequences **sent simultaneously** on all lanes
- **De-skew** on such packets

Lane-to-Lane De-skew




- Lanes have **varying skew**
- **Buffer** each lane separately
- SKP sequences **sent simultaneously** on all lanes
- **De-skew** on such packets

Packet Framing



- 'K' Symbol **Marks Start/End** of Higher-Level Packets
- Distinguishes Target **Protocol Layer**


PCIe Protocol Layers (Yet Again, Again)



Data-Link Layer


- Reliable Delivery of **Transaction Layer Packets (TLPs)**
 - Uses: Memory Transactions, Interrupt Signalling
 - Error Detection
 - **Retransmission**
- Out-of-band **Data-Link Layer Packets (DLLPs)**
 - Uses: ACK/NACK, Power Management
 - Error Detection
 - **No Retransmission**
 - Uses **Must Tolerate Non-Delivery**

Transaction Layer Packet (TLP) Framing




- **Variable** Length
- Seq. number allows many TLPs to be 'ACKed' at once
- CRC for error detection: send 'NACK'

Data-Link Layer Packets (DLLPs)



- **Fixed** (Short) Length
- Smaller CRC (As Less Data)


PCIe Protocol Layers (Yet Again, Again, One Last Time)




PCIe Transaction Layer

- Usually Exposed by FPGAs
- Transaction Types
 - **Memory** Read/Write
 - **I/O** Read/Write (Deprecated)
 - **Configuration** Read/Write
 - **Message** ('Interrupts')
- **Split Transactions** (Requests & Completions)
- No Completion for **Posted Requests** (e.g. writes)

Transaction Layer Packets




Transaction Layer Packets




Has Payload (i.e. Is Write)

Transaction Layer Packets




Transaction Layer Packets



Header Length (3 or 4 words)

Usually Specifies Either 32 or 64 bit Address


Transaction Layer Packets



Header Length (3 or 4 words)


Usually Specifies Either 32 or 64 bit Address

Transaction Layer Packets




Memory, I/O, Configuration,
Message, Completion

Memory & I/O Request Packets




Memory & I/O Request Packets



Word-Aligned Address

Determines Target


Memory & I/O Request Packets



Length of Data

1 - 1024 Words


Memory & I/O Request Packets



Determines Completion Target


Derived From Physical Slot

Memory & I/O Request Packets




Identifies Outstanding Transactions

Memory & I/O Completion Packets




Memory & I/O Completion Packets



Length of Data

1 - 1024 Words


Memory & I/O Completion Packets



Determines Completion Target

Derived From Physical Slot

Memory & I/O Completion Packets




Identifies Outstanding Transactions

Packet Routing Methods


- **Address Based**
 - Based on **BARs**
 - Used **By Memory & I/O Requests**
- **ID Based**
 - Based on Physical Location
 - Used **By Configuration Requests**
 - Used **By All Completions**
- **Implicit**
 - e.g. Send to Root Complex
 - **Message Requests**

Credit-Based Flow Control




- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Credit-Based Flow Control




- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Credit-Based Flow Control




- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Credit-Based Flow Control




- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Credit-Based Flow Control




- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Credit-Based Flow Control




- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Credit-Based Flow Control




- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Credit-Based Flow Control




- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Credit-Based Flow Control




- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Credit-Based Flow Control




- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Credit-Based Flow Control




- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Credit-Based Flow Control




- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Credit-Based Flow Control




- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Credit-Based Flow Control




- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Credit-Based Flow Control




- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Credit-Based Flow Control




- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Credit-Based Flow Control




- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Credit-Based Flow Control




- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Credit-Based Flow Control




- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Credit-Based Flow Control




- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Credit-Based Flow Control




- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Credit-Based Flow Control




- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Credit-Based Flow Control




- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Credit-Based Flow Control




- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Credit-Based Flow Control




- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Credit-Based Flow Control




- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Credit-Based Flow Control



- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Credit-Based Flow Control




- **Sender Has A Limited Supply Of 'Credit'**
- **Sending Data Uses Credit**
- **Receiver Returns Credit When Buffer Space Is Freed**

Protocol Layers Recap


- Physical Layer
 - Send/Receive **Raw Data**
- Data-Link Layer
 - Send/Receive Some Data **Reliably**
- Transaction Layer
 - Send/Receive **High-Level** Requests

PCI-Express on SpiNNaker



- I/O Via Ethernet is **Slow**
- Three **FPGAs** per Board
- Some **Spare S-ATA** Cable Connectors
- Use S-ATA Cable to PCIe Card Adapter
- Implement **PCIe on FPGA**

Xilinx Spartan-6 PCIe IP Core



- PCIe v1.1 x1 (2 Gb/s)
- Comes 'Free' With FPGA

Summary

- SpiNNaker Needs a **Fast Host Interface**
- PCI-Express **Widely Used** In PCs
- Bottom-up Through the **Protocol Layers**
 - Physical Layer
 - Data-Link Layer
 - Transaction Layer
- SpiNNaker & FPGAs





A digital waveform diagram consisting of a series of rectangular pulses. The pulses are grouped into four sections by brackets underneath. The first section has three pulses, the second has four, the third has five, and the fourth has six. Below the waveform, the text "Any Questions?" is written in a monospaced font, with each letter centered under its corresponding pulse group.

A n y Q u e s t i o n s ?